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DIGITAL GENERATION OF LOW FREQUENCY, LOW DISTORTION TEST WAVEFORMS 
Introduction 
This paper describes the generation of high-purity waveforms by direct 
digital synthesis. The principal motivation for such a project comes from the 
requirements for dynamic testing of high-resolution analog-to-digital 
converters (ADCs). Some of the more elegant test methods involve the analysis 
of the frequency spectrum of the ADC's sampled data. These methods require 
high-purity sine waves as the test waveform so that the characteristics of the 
ADC are not obscured. 
The purity of the test waveform must be equivalent to at least one or two 
bits more accuracy than the accuracy of the ADC. For example, dynamic testing 
of a 15-bit ADC requires a test signal accurate to 16 or 17 bits. This is 
equivalent to a signal-to-noise ratio (SNR) of over 100 dB. Commercially 
available frequency synthesizers or function generators do not provide such 
accuracy. Typically, the better models specify that harmonically related and 
spurious signals will be around 60 dB and 90 dB below the fundamental 
component respectively. These sources of distortion and noise could possibly 
be reduced by filtering, but a more serious problem is phase noise. Phase 
noise appears as side bands around the center frequency in the frequency 
spectrum of the signal.^ This would be much harder to reduce to the required 
level. 
A solution to the problem is to build a special purpose signal generator 
that is designed for low noise applications in the specific frequency range of 
the ADC. The usual analog methods or phase-1ock-1oop methods of frequency 
synthesis are very complex, especially when low noise is the major criteria. 
A digital waveform generator, on the other hand, is relatively easy to design 
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and construct. In addition, this method is inherently well suited for low 
frequencies (less than 100 kHz) which is the relevant range for high 
resolution ADCs. In fact, a high-precision audio-frequency phase calibration 
standard which uses digital generation of sine waves was recently designed at 
the National Bureau of Standards. Another advantage is the versatility of a 
digital waveform generator. All the characteristics of the signal, including 
the type of waveform, can be digitally controlled which makes it especially 
attractive for automatic testing. The frequency can easily be swept through 
any given range within the the capability of the system with no phase 
discontinuities and essentially zero delay time between frequencies. These 
capabilities make such a system suitable for many applications beyond its 
original purpose. 
This report discusses the design of digital waveform generators. In 
particular, the design of a generator with accuracy to 16 or 17 bits intended 
to test a 15-bit ADC is given. The relevant range of frequencies, for which 
the ADC was designed, is from dc to about 100 Hz. First, a general overview 
of a system is given. Then sampling theory and waveform reconstruction are 
discussed. Next come topics related to the design of the system and 
particular components used with special emphasis on noise considerations. The 
digital (data source and control) and analog (waveform reconstruction) 
portions of the system are treated seperately. Finally, some topics related 
to noise control in the layout and construction of the circuit are discussed. 
2 
Overview of a Digital Waveform Generator 
A digital waveform generator can conveniently be divided into two 
principal functional blocks (Figure 1): 1) a digital section containing the 
data source and control, and 2) an analog section containing the elements 
necessary to reconstruct a signal of sufficient quality. The data source 
provides samples of the desired signal in the form of binary words to the 
analog section. Waveform reconstruction is accomplished by a digital-to-
analog converter (DAC). The DAC converts the digital values to an analog 
signal which is then smoothed and possibly attenuated to achieve the final 
output. The rate at which the DAC receives new samples is referred to as the 
sampling frequency. 
DIGITAL 
DATA SOURCE 
AND CONTROL 
ANALOG WAVEFORM RECONSTRUCTION 
DAC 
Smoothing 
and 
Noise 
Suppression 
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Amplitude! 
i r Control ' 
Figure 1. Block Diagram of a Digital Waveform Generator 
Digital Data Source and Control 
The data source generates and/or holds the samples of the waveform. It 
can be a computer with the appropriate interface or a block of memory with 
special purpose logic for control. 
Memory and Control Logic - The simplest method is to use read only memory 
(ROM) to permanently store the values. A more versatile option is to use 
read/write memory (RAM - random access memory) and download the samples from a 
computer. In either case, one complete waveform is stored in the block of 
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memory. A range of frequencies is achieved using a different number of 
samples per wave for each desired frequency. The necessary control logic 
includes address generation, some method of frequency control, timing control, 
and data latches for the DAC. 
Computer - Using a computer to generate and store the samples provides 
the most versatile system but requires the computer to be dedicated to the 
task. The digital hardware necessary is minimized with only data latches 
required for the DAC. An external clock may be required to insure frequency 
stability, in which case a first-in,first-out (FIFO) buffer may be necessary. 
Analog Waveform Reconstruction 
Digita1 - to- Analog Conversion - Reconstruction of the waveform from the 
samples is accomplished by the DAC. The DAC converts a digital value to an 
analog voltage and holds it until it is updated with a new value. In this 
manner it generates a staircase approximation of the signal. 
Noise Suppression and Smoothing - The staircase waveform is generally 
smoothed by a low pass filter to achieve a more acceptable signal quality. In 
addition, a sample-hold is usually required to remove large spikes or glitches 
that are generated by the DAC and cannot be completely removed by filtering. 
Amplitude Control - If desired, amplitude control can easily be included 
by using a four-quadrant multiplying DAC as a digitally controlled attenuator. 
In this application, the multiplying DAC essentially acts as a resistive 
voltage divider, with the division ratio controlled by the digital input. 
Amplitude control in this manner is necessary because the DAC generating 
the waveform is usually operated with the maximum reference voltage. This 
minimizes the SNR due to noise sources that are independent of the signal 
level and may also be necessary to achieve the DAC's specified accuracy. 
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Sampling Theory and Waveform Reconstruction 
Sampling Theory 
The stored values of the signal constitute a sampled waveform. The 
operation of sampling is ideally modeled as the multiplication of the signal 
with a train of unit impulses. The sampled signal is then a train of impulses 
weighted by the instantaneous values of the continous signal (Figure 2). 
The Fourier Transform of a sampled waveform is periodic in frequency with 
period of fg, where fg is the sampling frequency. Thus, the frequency 
spectrum of the waveform is repeated at integer multiples of the sampling 
frequency.^ 
For the continous function x(t), the sampled signal is given by x (t). 
The Fourier Transforms of the above signals are respectively 
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Figure 2. A Sampled Signal in the Time and Frequency Domains 
Modeling of a DAC as a Zero-Order Hold 
A DAC may be modeled as a zero-order hold (zoh) (Figure 3).^ 
Functionally, a zoh holds the magnitude of a signal carried by an impulse 
function for the entire sampling period, T . 
Figure 3. Block Diagram of a Zero-Order Hold 
The zoh is essentially an integrator, it integrates the impulse function 
to get a unit step function. As such, it has the transfer function of a low 
pass filter (Figure 4).^ The impulse response of the zoh is given by^ 
h(t) = 1 0 
0 < t < Ts 
elsewhere (5) 
The transfer function is 
H(f) = sin (nfT_) J
nfTs T — e s nfT (6) 
Figure 4. The Impulse Response and Transfer Function of a Zero-Order Hold 
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Waveform Reconstruction Using _a Zero-Order Hold 
When the sampled signal is passed through the zoh, the output is formed 
by the convolution of the input signal with the impulse response of the zoh. 
Modeling the sampled signal as a train of impulses, the convolution of an 
impulse of weight A with the unit-pulse impulse response gives a pulse of 
amplitude A. 
y(t) = r h(-c) x(t - t) dr = / s A5(t - r)dr = Au(t) - Au(t - T J (7) -co 0 s 
The train of impulses then produces a train of pulses resulting in a staircase 
approximation of the sampled waveform (Figure 5).^  
Figure 5. Waveform Reconstruction in the Time Domain 
In the frequency domain, the output, Y(f), is formed by the multiplication 
of the input, and the transfer function, H(f) (Figure 6). 
Figure 6. Waveform Reconstruction in the Frequency Domain 
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The zoh attenuates the high frequency components. This is expected 
intuitively since it reduces the sharpness of the waveform in transforming 
impulses to step functions. 
This model then does predict that the output of a DAC is a staircase 
approximation of the desired waveform. It provides a basis for discussing the 
first order sources of error in digital generation of waveforms. 
First Order Error Sources and Figures of Merit 
In generating the signal, the object is to get an acceptable waveform 
based on some criteria. The figures of merit generally used for signal 
quality are signal-to-noise ratio (SNR) and total harmonic distortion (thd). 
Thd is used to describe the effects of harmonics of the signal (components at 
multiples of the signal frequency) while SNR is used to describe the effects 
of random noise and spurious components not related to the signal. The two 
principal sources of error in digital waveform generation are the quantization 
error in the samples and the distortion caused by the higher frequency 
components introduced in sampling. These high frequency components are not 
harmonics of the fundamental signal in general but they are referred to as 
harmonics for convenience. The effect of the sampling harmonics is usually 
described in terms of thd while the effect of the quantization error is 
described in terms of SNR. Therefore, it is useful to have an expression 
relating the two. 
SNR is defined as the ratio of signal power to noise power and is given 
in decibals (dB). 
signal power s P r p SNR = (SNR) dB = lO log s (8) noise power Pn P 
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The thd of a signal may be defined as 
(9) 
Thd is usually defined as some ratio that relates the amplitudes of the 
harmonics to the amplitude of the fundamental component but the exact 
definition varies with the source. Defining thd as given in (9) allows it to 
be related to a power ratio and hence to the SNR. 
Assuming the signal is a voltage waveform passing through a one ohm 
resistor, the ratio under the radical represents the the ratio of the power in 
the harmonics to the power in the fundamental component. This is simply the 
reciprocal of the SNR. If the harmonics are viewed as noise signals, the 
signal power is the power in the fundamental component. 
P
S - 2 (lO) 
The noise power is the power in the harmonics. 
eo Ar 
P n = ^ -n=l L 
(11) 
The SNR is 
(12) 
Comparing (9) and (12) 
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The SNR and thd thus contain the same information although in different forms. 
Quantization Error 
The effect of quantization error is a fundamental concept in discrete 
2 3 6 
time systems. When a continous time signal is converted to a digital 
quantity (quantized), it is rounded to the nearest discrete level imposed by 
the finite number of digits available (Figure 7). The error in this result, 
the difference between the digital value and the actual value, is the 
quantization error and has a maximum value of +1/2 the quantization step size. 
The quantization error is modeled as a noise source added to the ideal signal. 
Quantizer Characteristic Quantization Error 
(13) 
Analog Input Analog Input 
Figure 7. Quantizer Characteristics and Quantization Error 
The development of an expression for the mean square error (the power in 
the quantization noise) is based on analog-to-digital conversion where the 
input signal is unknown and essentially random in character. When a known 
signal is quantized, the input signal is not random and the quantization error 
could be calculated explicitly. However, for a waveform generator designed to 
generate any number of arbitrary waveforms, or at least a number of different 
frequencies of sinusoidal waveforms, it is simpler to consider the input 
lO 
signal as random and derive an expression for the SNR for any possible 
waveform. 
Since the input signal is random, the error is also random. When the 
number of quantization intervals is large, the probability density function 
(pdf) of the input signal is assumed to be uniform in each interval. 
Therefore, the pdf of the error is also uniform in each interval. That is, 
the error has equal probability of being anywhere in the interval. Thus the 
error is a zero-mean random variable uniformly distributed between -A and +A 2 2 
(Figure 8), where A is the quantization step size corresponding to the value 
of one least significant bit (LSB) of the digital quantity . In addition, if 
each output code is centered on its interval and if successive input samples 
are only moderately correlated then the quantization noise is approximately 
white (successive samples are uncorrelated and the power spectral density is 
flat). 
1/A 
fe 
-A/2 0 A/2 
Figure 8. Quantization Error Probability Density Function 
Since the quantization error is modeled as a random variable, a measure 
of the performance of the quantizer must be based on a statistical quantity. 
The mean-square error (m.s.e.), interpreted as the average power in the noise 
signal, is used so that an expression for the SNR can be derived. Since the 
mean is zero (the power in the dc component), the m.s.e. is equal to the 
variance, or, (the total average power = the power in the ac component). 
For a signal of amplitude A (peak-to-peak amplitude of 2A) quantized to 
an n-bit binary number, the quantization step size is given by 
1 1 
2A A = — (14) 
The m.s.e. or noise power is found by integrating the square of the error with 
the pdf, f 6 
A/2 , 
a2 = m. s.e. = E{e2} = f — e2de = — 
-A/2 12 
(15) 
2 _ A^ _ (2k)2 _ A2 
1 2 (12)22n (3)22n 
(16) 
For a sinusoid, the signal power is—and the SNR is 
(17) 
(Usually the 1.76 dB is dropped for convenience using only 6.02n dB.) Table 1 
gives the SNR for various values of n (number of quantization bits). 
Table 1 
SNR for Various Numbers of Quantization Bits 
n 
8 
lO 
12 
14 
16 
17 
18 
SNR (dB) 
49.9 
62.0 
74.0 
8 6 . 0 
98.1 
104.1 
110.1 
1 2 
The quantization SNR is the basic determinant of the system's 
performance. For a desired level of signal quality, the appropriate number of 
quantization bits must be used. Then, the maximum SNR is more or less 
determined by the quantization error. The quantization noise power will be 
reduced somewhat when the bandwidth is reduced by filtering. 
Harmonic Distortion 
The effect of the harmonics introduced by sampling can be determined from 
the equations given previously. From (6), the DAC's magnitude response is 
i , v i sin (nfT .) H f = T _ !_ s JtfT (18) 
From (3) and (4), the transform of an input sine wave is 
X*(f) = i; I r [8(f - nfs - fD) + 6(f - nfc + f„)] T ~ 2 s n=-® z s o 
(19) 
The transform of the output is then 
|Y(f)I = |X(f)I • |H(f)I (20) 
lY(f)I = J I 
n=-°° 
sin n(nfs + f0)Ts + sin n(nfs - f0)Ts 
n ( n fs + fo)Ts n<»f, - f0)Ts 
(21) 
I 
n=0 
sin n(nfs + f0)Ts sin n(nfs - f0)Ts 1 
^ ^ s + fo)Ts + n ( n fs - fo>Ts j 
(22) 
When the number of samples per wave, m, is an integer, fs=mfQ. Then 
fo = and the harmonics occur at m f = (on + 1) f0 (23) 
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The magnitude of the components occuring about nfg are 
sin n/nf + f s U sin n(n + — ] 
V s \ - " J 
|Y[(nm + l)fQ] I = = (24) 
This expression can be used to calculate the normalized amplitudes of the 
harmonics and the resulting thd or SNR. Table 2 gives the thd and SNR for 
various numbers of samples per wave, m. 
Table 2 
Sine Wave Distortion for Various Numbers of Samples per Wave 
m thd (%) SNR (dB) 
2* 256 0.70 43.0 
2 ° 1 024 0.18 55.1 
2 1 2 4 096 0.044 67.1 
21* 16 384 0.011 79.2 
65 536 0.00275 91.2 
131 072 0.00138 97.2 
2 " 262 144 0.00069 103.3 
524 288 0.00034 109.3 
22° 1 048 576 0.00017 115.3 
The SNR rises as the number of samples per wave increases since the 
staircase has more steps and approximates the waveform more closely. From 
_ . 1 
Tables 1 and 2, it is necessary to use 2 samples per wave to achieve a SNR 
comparable to that of the quantization error using n bits. Therefore, for 
some values of n it is possible to achieve an acceptable waveform without 
filtering. All that is required is to use 2 n +* samples per wave. However, 
this is not practical for larger word sizes. For any but the slowest signals, 
the required sampling frequency is beyond the capability of any available 
high-resolution DAC. 
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Optimum Number of Samples per Cycle 
From Table 2, it might appear at first glance that increasing the number 
of samples can achieve an arbitrarily low thd. However, this is not the case 
since the quantization noise sets a minimum level of distortion independently. 
Therefore, there is some optimum number of samples that will produce the best 
possible waveform (ignoring the filter for the moment). 
The quantization error and the harmonic distortion are independent and 
additive. Quantization error is the error in the step height while harmonic 
distortion causes the signal to be a series of sharp steps rather than a 
smooth waveform. In the frequency domain, quantization error is approximately 
white noise present in a wide range of frequencies while harmonic distortion 
is present only at discrete frequencies. The quantization error effectively 
sets a maximum SNR that can not be improved. The optimum number of samples 
per wave, M, will be a number that achieves a somewhat lower SNR than that 
given by the number of quantization bits. Then when the two sources of error 
are added (by the root sum of the squares), the quantization error will 
dominate. Comparing Tables 1 and 2, this occurs when approximately 2 n + 2 
samples per wave are used where n is the number of quantization bits. 
This number corresponds to the point at which the limit of the resolution 
in the digital samples is reached. For this, M depends on the maximum slope 
of the generated signal. For a sine wave 
v(t) = A sin (2nf0t) (25) 
dv the maximum slope occurs at zero and is = A2nf (26) dt max 
1 5 
For n quantization bits and M samples per cycle, the quantization step size, 
A, and the time interval for one sample, A^, are 
A M is such that the maximum slope is equal to — . 
At 
then 
Using more samples, m, than the optimum number, M, (Figure 9) the 
resolution given by the number of bits, n, is not great enough to take 
advantage of the the number of samples available. All of the sample values 
are repeated at least once. If less than M samples are used, the waveform 
could be improved by inserting another sample to decrease the step size to one 
A. 
Figure 9. Optimum Number of Samples per Cycle 
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Analog Waveform Reconstruction 
Overview 
The previous discussion assumed ideal devices and the resulting first 
order sources of error are actually the easiest to deal with. As stated 
previously, the fundamental limit on the SNR of the generated waveform is 
determined by the quantization error after filtering. To achieve a desired 
SNR, all that is necessary is to use the proper number of quantization bits or 
word size. The harmonic distortion is more or less easily reduced by 
filtering, depending on the seperation of the maximum signal frequency to be 
generated and the sampling frequency used. In this case, the filter 
requirements are eased considerably by the fact that the relevant range of 
signal frequencies is only dc to around 128 Hz while the DAC is capable of 
running at 50 to 100 kHz. In fact, allowing for future applications by 
increasing the capability to 500 Hz or even 1 kHz still leaves about 2 decades 
of seperation in which the filter must achieve the necessary attenuation. 
The characteristics of real devices, on the other hand, present the major 
problems. Some of the principal second order sources of error include DAC 
glitching, DAC linearity errors, slew and settling limitations of amplifiers, 
frequency stability and jitter, random noise sources in the circuit, and 
coupling of external noise sources into the signal. Other characteristics of 
real devices must also be considered, although most are less important sources 
of error. All of these will depend heavily on the actual devices used. 
The block diagram (Figure 10) shows the principal functional blocks 
required for the reconstruction of the waveform. They are: 1) a latch or 
buffer in front of the DAC, 2) the DAC, 3) a deglitcher (a sample-hold), and 
4) a low pass filter. Amplitude control in the form of a multiplying DAC 
1 7 
would follow the filter if it were present. These functions are discussed in 
this section in detail with emphasis on their error contributions. 
Figure lO. Block Diagram of the Analog Section 
The DAC 
The function of a digital-to-analog converter is to take a digital input 
and convert it into an analog quantity. The DAC scales its reference voltage 
or current by the value of the digital input to produce the output. The 
output may be a voltage or current and may be unipolar or bipolar. Often the 
full scale range of the output may be chosen from a number of possible values. 
The required input code may be straight binary for unipolar output or two's 
complement, offset binary, true complement, or signed magnitude for bipolar 
output. 
The DAC chosen for this system is the 18-bit Analog Devices DAC1146. 
This device is only guaranteed to be linear and monotonic to 16 bits, but the 
cost of a true 18 bit DAC is about five to six times as much. As will be 
shown later, the 1146 will achieve the required performance. The 1146 accepts 
either two's complement or offset binary for bipolar output (binary in 
unipolar mode). It is a hybrid module that includes a precision voltage 
1 8 
reference and an output amplifier (Figure 11). However, an external reference 
or amplifier may be used instead. The conversion is achieved by steering a 
current source for each bit through a resistor ladder. The current division 
through the ladder achieves the proper weighting for each bit. The output of 
the actual DAC is a current of -2 mA full scale which may be offset to achieve 
+1 mA range. The current is converted to a voltage by the output amplifier or 
an external op amp. Appropriate feedback resistors are included to achieve a 
full scale range of +5 V or +10 V for unipolar output or +5 V or +10 V for 
bipolar output. 
Figure 11. Block Diagram of the DAC1146 8 
DAC Linearity and Quantization Error - The principal measure of the 
accuracy of a DAC is given by the linearity specifications (differential and 
integral nonlinearity). These are a measure of the deviation of the output 
from the ideal output. As such, they give an indication of the additional 
quantization error introduced when the output of the DAC is not the 
theoretical value. 
Differential nonlinearity is defined as the maximum deviation of a step 
1 9 
size from the ideal of one LSB (Figure 12). Differential nonlinearity is 
important because it gives the maximum range of analog voltages that cannot be 
generated. Integral nonlinearity is usually the maximum deviation from the 
best straight line fit to the actual transfer characteristic. It may also be 
measured as the maximum deviation from a straight line between the endpoints 
of the transfer characteristic. The integral nonlinearity represents the 
accumulation of the differential nonlinearity. 
Figure 12. Transfer Characteristic of a DAC 
Nonlinearity errors increase the quantization error because they cause an 
increase in the error between the desired output and the actual output. For 
example, a one LSB deviation of the output from the ideal at some input value 
means the quantization error could be as high as 1 1/2 LSBs (Figure 12). If 
the actual transfer characteristic of the DAC is not considered in the 
generation of the input samples, the integral nonlinearity is the true 
2 0 
determinant of the additional quantization error. It is easily possible for 
the differential nonlinearity to be a small fraction of an LSB and yet 
accumulate into an integral nonlinearity of one or two LSBs. The difference 
between the actual output and the desired output, defined as the quantization 
error, is clearly determined by the integral nonlinearity in this case. 
However, if the transfer characteristic is known, the samples can be 
generated using that knowledge and the differential nonlinearity will 
determine the quantization error. This would require measuring the output at 
all possible input codes. Then the input code for a desired analog level 
would be chosen as the one that gives an actual output closest to this level. 
The maximum error would then be given by the differential nonlinearity. 
Whether or not this is appropriate depends on its feasibility and the 
requirements of the system. 
In either case, the maximum quantization error is increased from the 
theoretical value of 1/2 LSB or 1/2 the quantization step size. However, it 
is no longer a uniformly distributed random variable. In the theoretical 
case, the quantization step size was uniform for each code and each code had 
the same maximum error. Now, the step size is not uniform and the maximum 
error varies for each code. The exact effect of the additional quantization 
error depends on whether it is determined by the integral or differential 
nonlinearity. 
If the transfer characteristic of the DAC is not considered in generating 
the samples, then the integral nonlinearity determines the quantization error. 
The quantization noise can be viewed as the sum of two independent noise 
sources. The first is the theoretical quantization noise which is the random 
variable uniformly distributed between +1/2 LSB. The second is the noise 
caused by the integral nonlinearity error. As in the case of quantizing a 
known signal, the integral nonlinearity is not a random quantity and could be 
2 1 
determined explicitly by measuring the output of the DAC at each code. But 
again, it is convenient to treat the noise as a random quantity. This allows 
deriving a single expression for the power in the quantization noise to use in 
evaluating the performance of the DAC. 
This noise may also be modeled as a zero-mean random variable uniformly 
distributed between + its maximum value. This last assumption seems 
reasonable given the empirical behavoir of the DAC and the large number of 
codes. The sum of two random variables is itself a random variable with a 
probability density function (pdf) formed by the convolution of the pdfs of 
its components. In the case of the 1146, the integral nonlinearity was found 
to have a maximum value of 1 1/2 LSBs. The convolution of two uniform pdfs 
yields a trapezoidal pdf (Figure 13) as the probability density of the total 
quantization noise. 
Figure 13. Total Quantization Error Probability Density Function 
The mean-square quantization error is now 
2 2 
For 18 bits, the SNR is 100.1 dB. From Table 1, this is equivalent to 
about 16 x/2 bits. The above result then shows that the nonlinearity error 
dominates. Since the ADC under test will have the same problem with the 
addition of nonlinearity error to the theoretical quantization error, its 
effective accuracy will be reduced to about 14 bits. The 1146 will still give 
better than two bits more accuracy. 
Unlike the integral nonlinearity, the differential nonlinearity has very 
little effect on the overall quantization error. Integral nonlinearity 
accumulates as the input code increases or decreases in sequence and it is 
significant at most of the possible codes. Differential nonlinearity however, 
is significant only at the major transitions. Major transitions are 
transitions where many bits switch as the code changes in sequence. The worst 
transition is from 0111 1111 ... to 1000 0000 ... . The accumulation of errors 
in the lower bits is usually significantly larger than the error in the MSB. 
In addition, the higher bits must usually be trimmed to have an opposite error 
that offsets the accumulated errors of the lower bits. The result is a large 
error in the step size at the transition. Minor transitions do not have large 
differential nonlinearities because the error attributed to each bit tends to 
be independent of the other bits (for some types of DACs). Thus, when only a 
few lower bits change, the error in the step height is only due to the errors 
in those bits. Since the error in any particular lower bit is small, the 
total error is also small. 
The independence of the errors in each bit depends on the type of DAC.*® 
Some types present a variable load to the reference that depends on the code. 
Parallel current source DACs present a constant load to the reference since 
the current sources are always on. However, the currents are either steered 
through the ladder or through another resistor to ground. Thus, the variation 
in the current flowing in the ladder will result in variations in the heat 
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dissipated. Depending on the size of the temperature coefficients, this makes 
the error in each bit somewhat dependent on the code but the effect is smal1. 
The DAC1146 is guaranteed to have a maximum differential nonlinearity of 
0.00076%. This was verified by testing. More importantly, the first error of 
any significance was found in the eighth bit. The bottom seven bits all had 
an error resulting in a differential nonlinearity of less than 1/4 LSB. 
Therefore, any step whose transition involves only these bits will have a 
differential nonlinearity of less than 1/4 LSB. This is 218-(218"7) of a 
possible 21S steps. Alternatively, only 2 1 1 = 2048 out of 262 144 possible 
steps have an error larger than 1/4 LSB - less than 1%. 
An expression for the power in the total quantization error could be 
derived by treating the differential nonlinearity as a random variable, 
possibly with an exponential pdf, and proceeding as before. However, a quick 
estimate will suffice here. Ignoring the 0.8% of errors over 1/4 LSB and 
simply using 3/4 LSB as the maximum of the total quantization error, the SNR 
for the equivalent 17 1/2 bits would be approximately 107 dB. To achieve this 
kind of performance however, the integral nonlinearity must be included in the 
samples used by finding the actual output nearest the desired output. 
Other DAC Characteristics - The other characteristics of DACs must be 
considered but turn out to be noncritical for this application - with the 
exception of one. 
Gain errors and offset errors are not important for this application. 
Gain error is the deviation of the full scale output from some desired output 
while offset error is the deviation from zero for the zero code. Gain error 
changes the slope of the ideal transfer characteristic and offset error shifts 
the characteristic up or down. Gain error is not important because the 
absolute amplitude of the generated signal is not critical. Most tests are 
concerned with relative amplitudes. Likewise, the offset can be ignored as 
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long as it is known. In any case, both errors can be adjusted to zero. 
Temperature coefficients are usually critical because all characteristics 
of a device will vary with temperature. Fortunately, for a laboratory 
instrument like this waveform generator, wide temperature extremes are not 
encountered. The self heating of the device by its own power dissipation wil1 
be the only source of temperature change. The DAC1146 uses CMOS circuits so 
its power dissipation is relatively low. In addition, like any lab 
instrument, this waveform generator should be allowed to warm up by running it 
for ten to fifteen minutes before it is used in any tests. 
Power supply sensitivity is a dc specification given as the % change in 
the offset or gain per 1% change in the power supply voltage. The DAC1146 has 
a sensitivity of 0.001%/%. A more useful specification would be the PSRR 
(power supply rejection ratio) but that is not given. If the sensitivity is 
equivalent to the PSRR at dc, then it is very poor indeed (about 60 dB). The 
PSRR is usually constant from dc out to about 10 to 100 Hz where it starts to 
decrease so this could be a critical problem. A low frequency change in the 
gain would modulate the generated signal introducing a signal component at 
that frequency. Similarly, a low frequency change in offset would introduce a 
component directly into the signal. However, at low frequencies, power 
supplies are stable while the PSRR can be increased at high frequencies by 
effective filtering of the supply lines. 
The settling time and slew rate of the DAC and op amp are important 
characteristics. They are not critical, however, since the deglitcher will 
determine the characteristics of the waveform presented to the filter. In 
general, the settling time of the DAC should be minimized to optimize the 
performance of the deglitcher, as will be discussed later. 
Settling time is defined as the elapsed time for the output to settle 
within a given error band for a step input (Figure 14). The waveform consists 
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of three major parts: 1) an initial delay (usually very short compared to the 
total settling time), 2) a period of linear slewing, and 3) a final period of 
exponential settling to the final accuracy. The exponential settling time is 
the longest for high speed, high accuracy systems. 
Figure 14. Settling Time Characteristics 
For a current output DAC the output op amp usually dominates the settling 
time. The 1146, for example, settles to 0.00076% in 2 fis for current output 
versus 12 (is for voltage output for a 10 V step. The output op amp included 
in the module is optimized for fast settling time so it will he used. The 
specified time for a 600 mV step to 0.00076% is 4 ns. Settling to 0.00076% 
(1/2 LSB for 16 bits) requires 7 x/2 time constants. Settling to 0.00019% 
(1/2 LSB for 18 bits) requires 13 time constants. Assuming the entire 
waveform is exponential, the settling time to 18 bits for the 600 mV step is 
7 fxs. Since 600 mV will be the maximum step size, this determines the amount 
of time that the deglitcher will need to hold its sample. It also allows the 
DAC to be run at 100 kHz if desired. 
A final characteristic of the DAC that is extremely important is 
glitching. This will be discussed in the following section with the 
deglitcher. 
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Deglitching 
The second major source of error (after nonlinearity) generated by the 
DAC are glitches that occur at the major transitions. A deglitcher is a 
special sample-hold (read as sample-and-hold and abbreviated S/H) circuit that 
prevents the glitches from propagating through to the output. The S/H 
isolates the output of the circuit from the DAC while the DAC switches and 
settles to a new value. The S/H holds the previous value during this period. 
Using a deglitcher completely avoids the problem of glitches but introduces a 
whole new set of problems. The deglitcher becomes the most critical component 
of the circuit since it primarily determines the content of the final 
waveform. 
G1itches - Glitches are high amplitude, low energy spikes that occur for 
two reasons: 1) data skew causing differences in switching times among the 
bits, and 2) differing rise and fall times in the internal switches of the 
DAC. Data skew, (bits presented to the DAC at different times) can be 
minimized by using latches in front of the DAC and equal length signal paths 
for each bit. However, this will not entirely cure the problem. 
Glitches are largest at the major transitions. As an example, consider 
the transition from 0111 1111 ... to 1000 000 ... , a one LSB step. If the 
MSB arrives at the DAC last, or if the turn-on time of the internal switches 
is longer than the turn-off time, then the input code will momentarily go to 
0000 0000 ... . The output will slew towards -FS until the MSB finally 
changes (Figure 15). Then it will return to one LSB above the original value. 
The result is a triangular pulse (mostly). The amplitude of the glitch varies 
for each transition as the code and the switch times vary. In addition, the 
shape of the glitch will vary as exponential, overshoot, and settling effects 
are involved. The amplitude could be limited by using a relatively slow 
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amplifier, but this would result in poor signal quality also as will be shown 
later. 
Figure 15. DAC Glitching11 
Since the amplitude and shape of the glitches vary with the transition, 
the resulting noise signal is a complex function of the signal dynamics (code 
transitions). The glitches will have frequency components well into the 
passband of the following filter and thus cannot be removed by filtering. As 
an example, consider the waveform where the same code transitions occur during 
each cycle (Figure 16). For simplicity, the glitches can be assumed to be 
triangular pulses. The train of glitches is made up of a number of different 
pulse trains of triangular shape but various heights. In this case, each of 
the pulse trains has a fundamental frequency twice the signal frequency. In 
addition, components will be present at all harmonics of this fundamental. 
Although some cancellation may occur due to phase differences, the distortion 
will still be significant. If the generated signal is well within the 
passband of the filter, most of the energy of the glitches will be in the 
passband also. While the filter may smooth the noise somewhat, it will not 
remove much of the energy. The power spectrum clearly shows this. 
2 8 
Figure 16. A Train of Glitches and its Power Spectrum 
Sample-Holds - A deglitcher is a special S/H that is optimized for the 
particular application. The function of a S/H is to track an input signal and 
freeze instantaneous values when a digital command is received. Four of the 
many possible configurations are shown in Figure 17. Each has its advantages 
and disadvantages. 
Closed-loop integrator 
Closed-loop integrator with 
transconductance amplifier 
Figure 17. Four Common S/H Configurations^ 
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The open loop follower is the simplest and most common type used. It 
provides a good example of the basic S/H. When the switch is closed, the 
capacitor voltage follows the input. When the switch is opened, the capacitor 
holds the instantaneous value of the input signal (Figure 18). The switch is 
usually a JFET (Junction Field Effect Transistor) or a CMOS switch 
(Complementary Metal Oxide Semiconductor). The amplifiers isolate or buffer 
the hold capacitor from the source and the load. 
Figure 18. Typical S/H Waveform 
A closed-loop S/H is more accurate but is generally slower. While it is 
tracking the signal, it essentially acts as a single amplifier. The feedback 
loop increases the accuracy of the system. The switch and the input circuits 
of the output buffer are inside the loop so errors such as switch 
nonlinearities and offsets do not affect the output. The integrating 
configurations hold one end of the capacitor and the output of the switch at 
virtual ground. This reduces two of the sources of error - droop and pedestal 
variations. 
The requirements for a deglitcher are somewhat different from a normal 
S/H and the requirements for waveform reconstruction are different from a 
normal deglitcher. A S/H in data acquisition systems is primarily concerned 
with holding a stable voltage for a following ADC. What happens before the 
conversion begins is not important, as long as an accurate sample is acquired. 
Offset and gain errors will be important if absolute accuracy of the system is 
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required. A deglitcher, normally used for display applications, is intended 
to suppress major transients of the DAC and must not generate any of its own. 
However, low level spurious components or noise may be tolerated if the 
display is not affected appreciably. For waveform reconstruction, the 
frequency content of the entire output of the deglitcher is critical. As in 
the DAC, offset and gain errors (dc errors) are relatively unimportant while 
dynamic errors such as acquisition time, charge transfer, droop, feedthrough, 
and linearity are extremely important. 
Acquisition Time - The most important characteristic of the deglitcher is 
its acquisition time. Acquisition time is equivalent to settling time since 
the deglitcher must acquire the dc signal of the DAC. The ideal case would be 
to have zero acquisition time so that the deglitcher reproduces the ideal 
staircase waveform exactly. The spectrum of this signal has no unwanted 
components that cannot be removed by filtering. However, no S/H can acquire a 
sample instantaneously and unwanted frequency components will be introduced 
into the waveform. 
The acquisition time is defined as the elapsed time from the control 
signal to final settling within a specified error band (figure 19). The 
initial delay after receiving the command is called aperture delay time. This 
delay time is not important since it is a constant delay for every period. 
Figure 19. Acquisition Time® 
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The actual rise and settling of the output is determined by the slew rate and 
current drive of the amplifiers in the circuit and by the RC time constant of 
the hold capacitor and the on resistance of the switch. If the amplifiers 
cannot provide the full initial charging current required, then slew-rate-
limited charging will occur. The capacitor is charged at a constant rate with 
the maximum current that can be provided. If the current drive is large 
enough, the entire curve will be exponential. Fast acquisition time then 
requires high current drive, a small time constant, and a small capacitor. 
The acquisition time and the shape of the waveform determine the 
frequency content of the waveform. Figure 20 illustrates the output waveform 
of a deglitcher with nonzero acquisition time. The deviation from the ideal 
staircase may be considered as an additive noise signal and has the form of a 
train of pulses of some shape. 
deglitcher output error signal 
Figure 20. Output Waveform of a Deglitcher 
The peak amplitude of the pulses are the same as the step heights and 
thus are a sampled version of the signal with a phase shift and different 
amplitude. The entire pulses cannot be considered as a sampled version since 
only the peaks are related to the signal. However, if they approximate it 
well enough, the purity of the signal will be preserved to the extent 
required. 
Note that it is not the shape of the pulses per se that causes the 
problem, rather it is the fact that only the peaks are proportional to the 
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signal. Any arbitrary pulse train can be used for sampling and still allow 
the original waveform to be recovered exactly. The pulse train, expressed as a 
Fourier Series, has components only at the sampling frequency and harmonics of 
the sampling frequency. The operation of sampling, multiplication of the 
pulse train and the signal, convolves this train of impulses in frequency with 
the signal's spectrum just like ideal sampling. The only difference is a 
reduction in amplitude of the spectrum. The shape is preserved and thus the 
signal is preserved. 
The question is then, which pulse shape best approximates a sampled 
signal? To answer that, the spectrum of the various shapes were analyzed -an 
error signal with a linear rise due to slew-limited charging and an error with 
a pure exponential shape. The error signals shown (Figure 21) correspond to a 
signal generated with 64 samples per wave. The error signals are normalized 
to the generated waveform in power and frequency. 
Sixty-four samples per wave would be close to the minimum used giving the 
largest step heights - 600 mV for the maximum step. Thus, this is the worst 
case that would be encountered. For a sampling frequency of 50 kHz, the 
sample period is 20 ns. The first error signal (Figure 21,a), corresponds to 
an initial period of slew-limited charging of 2 fis followed by exponential 
settling to 18 bits in 4 ns. As the power spectrum shows, the amount of 
distortion this would produce is clearly intolerable. The next error signal 
(Figure 21,b) corresponds to an initial period of slew-limited charging of 500 
ns followed by exponential settling time to 18 bits in 2 |is. The power 
spectrum of this noise signal shows that it still would not be acceptable. 
The third signal (Figure 21,c) corresponds to a pure exponential rise time of 
4 ps. Its power spectrum is that of a sampled sine wave. Even exponential 
settling that requires the full 20 ns produces no distortion (Figure 21,d). 
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Error Signal Power Spectrum 
a) Linear rise time of 2 us, exponential settling of 3 us 
b) Linear rise time of 500 ns, exponential settling time of 2 ns 
c) Pure exponential settling in 4 ns 
d) Pure exponential settling in 20 ns 
Figure 21. Error Signals and Their Spectra 
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An exponential shape for the deglitcher characteristic then, does give an 
error signal that approximates a sampled version of the desired signal. The 
shape of the exponential pulses depends on the initial peak value, which is a 
sample of the generated signal. If slew-limited charging occurs, in contrast, 
the initial slope of the error signal is the same for every sample. In 
addition, exponential settling will take over once the required current falls 
below the capability of the amplifiers. Thus, the rest of the curve will be 
the same for all steps and the pulse shape is independent of the pulse height. 
It cannot be considered as some original sampling pulse modulated by the 
signal. 
The power spectrum shows that the exponential settling will not produce 
distortion. It will change the amplitude and phase of the signal. After 
filtering, the error signal will be a sine wave with some small amplitude and 
a 90° phase shift with respect to the generated signal. The two signals will 
sum as the following trig identity 
A cos(o)t + a) + B cos(o>t + p) = R cos(wt + y) (32) 
where R A2 + B2 + 2AB cos(a - p) (33) 
_i A sin a + B sin p and y = tan (34) A cos a + B cos p 
Taking a = 0 and p = 90°, this simplifies to 
I -i B = yA 2 + B2 and y = tan — (35) 
Since B, the error signal amplitude, is much smaller than A, the generated 
signal amplitude, the effect will be slight. At any rate, the amplitude and 
phase are not important for the signal. 
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Charge Transfer - While suppressing the glitch generated by the DAC, the 
deglitching S/H unfortunately generates a glitch of its own (Figure 22). The 
digital control transition that forces the switch to open is coupled through 
the gate-to-drain capacitance, to the hold capacitor. The resulting 
charge transfer induces an error voltage on the capacitor. This error voltage 
is called the sample-to-hold offset or the pedestal. 
Figure 22. Charge Transfer 
Cgd The pedestal is directly proportional to the capacitance ratio, , and 
Ch 
to the magnitude of the change in the gate-to-drain voltage, AV^. The 
pedestal voltage, V , is approximately 
Cgd Q v„ = AV * or v = — (36) 
P 8 Ch Ch 
where Q is the amount of charge transferred. The amount of charge transferred 
can range from less than .1 pC to over 50 pC and the pedestal voltage can 
range from less than 1 mV to over 100 mV. From the equations, the pedestal 
can be reduced by increasing the hold capacitance. 
In the configuration shown, V ^ will vary with the signal level and thus 
Vp will also vary with the signal. This would be tolerable if the variation 
was linear. In that case, the pedestal would be a train of rectangular pulses 
with amplitude modulated by the signal - a sampled version of the signal 
again. Unfortunately, Cg(j' also varies with the signal level and the 
variation of is not linear. The pedestal variation wi11 not be directly 
proportional to the signal. The energy in the pedestal can be minimized by 
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minimizing the hold time to sample time ratio. This will minimize the duty 
cycle of the train of pulses. 
There are a number of ways to reduce the pedestal, most relying on some 
sort of charge cancellation technique. For example, CMOS switches may be used 
instead of JFETs. The complementary transistors automatically provide 
cancellation of the charge transfer to some extent (Figure 23). The control 
voltage to one transistor is inverted with respect to the control to the 
other. Thus, approximately equal but opposite voltage spikes are coupled into 
the analog signal path.*4 
Figure 23. Charge Cancellation Using MOSFETS14 
Another method (Figure 24) uses an equivalent capacitance to collect an 
equal charge which is then applied to the other input of the buffer.- 2^ Since 
the charge transfer depends on V the hold capacitor must kept at virtual 
ground requiring the use of an integrating configuration for the deglitcher. 
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Figure 24. Charge Cancellation Using an Equivalent Capacitance 
These methods will reduce the error but cannot eliminate it entirely. 
However, if an integrating configuration is used, the hold capacitor and the 
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drain of the switch are held at virtual ground . Neither Cg£j nor AVg(j will 
vary with the signal level. The magnitude and polarity of the pedestal are 
constant and independent of the signal. The error signal composed of the 
pedestal is then a rectangular pulse train at the sampling frequency 
(Figure 25) and will be entirely removed by the filter. It will contribute a 
small dc offset to the signal, but again, the offset is not important. Also, 
since the pedestal is constant, any transient associated with the sample-to-
hold transition wi11 be more or less constant and filterable. 
Figure 25. Pedestal of the Integrating Configuration 
Droop - Hold mode droop or droop rate is the rate of change of the 
output voltage while the S/H is supposed to be holding a sample. The droop 
may either add to or subtract from the pedestal error, depending on the 
relative polarities. The voltage changes because currents bleed off charge 
from the capacitor. There are four sources of these currents (Figure 26): 
1) input bias currents of the amplifier, 2) leakage current through the 
switch, 3) leakage current through the capacitor, and 4) stray currents from 
common node connection on the board. The droop is due to the net current 
flowing through the hold capacitor. 
Open-loop Closed-loop integrating 
Figure 26. Currents Causing Hold-Mode Droop 
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If Ij is the net leakage current, then the droop is given by 
dVc T1 Droop rate = = (37) 
d t c h 
The droop rate can be minimized by increasing the hold capacitor, using FET 
switches and FET input op amps, and by using high quality hold capacitors. 
Like the pedestal, the energy in the noise signal composed of the droop may be 
minimized by keeping the hold time to a minimum. 
As with the pedestal, the droop is important only if it varies with the 
signal level. Again the closed loop integrating type of deglitcher has the 
advantage. The bias current for the amplifiers will be constant. The main 
source of leakage current through the switch is the gate-to-drain leakage in a 
FET or the drain-to-substrate leakage in a MOSFET. These leakage currents 
depend on the junction voltages. Since the drain is held at virtual ground in 
the integrating configuration, the switch leakage current will be constant. 
The stray currents in the surface of the board are easily blocked with guard 
rings in both cases. With the other three currents held constant in the 
integrating configuration, the net current through the capacitor will also be 
constant. Thus the voltage change should be constant and filterable. 
Dielectric Absorption - A third error source that occurs during the hold 
mode is dielectric absorption. Dielectric absorption is a characteristic of 
the hold capacitor. When a capacitor is charged to some voltage, discharged, 
and then disconnected, its voltage will creep towards the initial value. This 
is due to insufficient discharge time. Molecules that were polarized by the 
initial voltage do not return to a completely random state. Dielectric 
absorption thus causes the capacitor voltage to creep towards the previous 
sample while the deglitcher is in the hold mode. This voltage creep is a 
g natural log function of time given by 
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where K is a constant related to the capacitor, V is the value of the current 
sample, VQ is the value of the previous sample, Tg is the sample time, and T^ 
is the hold time. The effects of dielectric absorption can be minimized by 
using a high quality capacitor and minimizing the sample time to hold time 
ratio. Furthermore, since the creep is directly related to the previous 
sample, the error signal composed of the voltage change by itself will have 
the same properties as the error in exponential settling of the steps. That 
is, it will approximate a sampled version of the signal to some extent. 
Coupled with the fact that the maximum creep will be measured in microvolts, 
the effects after filtering should be negligible. 
Feedthrough - Feedthrough is the coupling of an input signal to the output 
through stray capacitances in a switch while the switch is open (Figure 27). 
Figure 27. Feedthrough 
In deglitching applications, The concern is with the feedthrough of the 
glitches that the S/H is trying to isolate. For low-frequency applications 
such as this, feedthrough of the glitches will be negligible. The stray 
capacitances coupling the signal to the output are generally on the order of a 
few picofarads and their impedance at low frequencies is very large. 
Feedthrough is more important for higher frequency applications. The off 
isolation of switches is typically around 80 dB or greater at 100 kHz and 
increases by 20 dB per decade below that. The filter following the deglitcher 
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will have a rolloff of at least 80 dB per decade above its cutoff frequency 
which will be around 1 kHz. Thus the minimum total attenuation will occur in 
this range and will be about 120 dB. Since the glitches have very little 
energy in any single component, the feedthrough will be negligible. 
Aperture Jitter - Aperture jitter is usually a critical specification for 
S/H applications. Aperture jitter is the uncertainty in the time at which the 
sample was actually taken and is due to the uncertainty in the switch opening 
time. This causes an uncertainty in the amplitude of the sample if the input 
signal is changing. For a deglitcher, the input signal is a dc voltage and 
the aperture uncertainty time of the sample-to-hold transition will only cause 
a small frequency jitter in the hold mode error signals. However, an 
uncertainty in the hold-to-sample time will cause a similar problem as that 
encountered in normal S/H applications. The uncertainty in the step 
transition will in effect cause an additional quantization error. The actual 
effect is an error in the time of the particular step transition. However, 
this may be viewed as an error in the step amplitude. The error is the 
difference between the actual step height and the amplitude that should be 
used for the actual transition time. 
The magnitude of this error depends on the magnitude of the change in the 
desired signal during the time difference between the ideal step and the 
actual step. The maximum change for a sine wave occurs at the zero crossing 
and is equal to the maximum slew rate of the signal, 2nAfQ. For a maximum 
signal frequency of 1 kHz with an amplitude of 5 V, the maximum error is 
31 (iV/ns, or 4/5 LSB (38 (iV for 18 bits and a 10 V p p signal). This error is 
then a major concern for the system. A 1 ns aperture uncertainty time adds 
almost 1 LSB quantization error to a 1 kHz signal. A 10 ns jitter will reduce 
the SNR to that of a 14 bit system. 
Another consideration is the stability of the clock generating the S/H 
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control signal. If it is not stable, it will add to the aperture jitter. In 
order to keep the effects of the clock negligible, the period must not vary by 
more than 0.1 ns. This is 0.0005% of a 20 ns clock period. 
Configuration - From the previous discussion, the integrating 
configuration must be used if the sources of error are not to contribute 
distortion to the signal. However, closed-loop S/Hs have an additional 
problem. Since they keep their loop open during the hold mode, they must 
entirely reaquire the signal each time they return to the sample mode. In the 
process, they will generate spikes during this transition. If the input 
buffer is a transconductance amplifier (the output is a current proportional 
to the input voltage), this problem will not occur. So the configuration of 
choice for deglitcher applications is the closed-loop integrating type with an 
input transconductance amplifier. 
Transconductance amplifiers are not generally available, although some 
commercial S/Hs include them. S/Hs available are optimized for fast 
acquisition time which usually means an initial period of linear charging in 
the acquisition characteristic. Since the requirement for an exponential 
charging curve is unique to waveform reconstruction, there is no reason to 
design such a characteristic into a general S/H or even a commercial 
deglitcher. Since the initial current required is determined soley by the 
input voltage and the internal resistance of the switch, this is a problem. 
Commercial S/Hs are also optimized for low aperture jitter since that is 
a major limitation in S/H applications. In contrast, discrete switches rarely 
even specify the aperture jitter. In that case, a rule of thumb states that 
aperture jitter is around 10% of the aperture delay time.^ Since the aperture 
delay time is typically 100 ns or more, the use of a discrete switch is out of 
the question. A 10 ns aperture jitter would add 1 LSB of quantization error 
at only 100 Hz. Therefore, the deglitcher can not be made out of discrete 
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parts. This is unfortunate since the deglitching function could be included in 
the DAC's loop. The simple addition of a switch in the current path and a 
feedback hold capacitor in an integrating configuration would accomplish this 
(Figure 28). A resistor may also be necessary to assure exponential charging. 
Figure 28. A Deglitcher in the DAC Loop 
The S/H chosen for this system is the DATEL-INTERSIL SHM-20, a high-speed 
monolithic Sample/Hold. It is an integrating type and does have an input 
transconductance amplifier. It contains an internal 100 pF MOS hold 
capacitor. This small of a hold capacitor coupled with the low on resistance 
of the switch, assures a small time constant and fast acquisition time under 
normal operation. Any slew-limited charging should be avoided since the 
largest step size anticipated is 600 mV. In any case, the SHM-20 has a 
specified acquisition time of 1 (is for a 10 V step with a rise time of 100 ns 
and a slew rate of 45 V/jis. Thus, any slew-limited charging should be limited 
to extremely short periods, if present at all. 
The aperture jitter is specified at 1 ns allowing operation at 
frequencies up to 1 kHz before the added quantization error becomes 
unacceptable. The hold mode error specs are very good: 80 nV/ns droop rate, 
0.1 pC charge transfer or 1 mV pedestal using the internal capacitor, and 
feedthrough isolation of 74 dB at 100 kHz. In addition, the open loop gain at 
dc is over 120 dB assuring accuracy to 18 bits. 
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The Filter 
A low pass filter (LPF) following the deglitcher smoothes the staircase 
waveform to produce the final output of the system. The frequency response of 
a LPF (Figure 29) includes the passband where signal components are allowed 
through, the stopband where signal components are attenuated below some 
arbitrary point, and the transition band in between. An ideal filter has a 
rolloff with infinite slope. The cutoff frequency, f , is the point at which c 
the magnitude is -3 dB for simpler types of filters. 
Figure 29. Magnitude Response of a Low Pass Filter 
The transfer function of a filter has the general form 
„ , . , , M i l « S i l l , „ , 
Vi(s) D(s) 
The order of the filter is the number of poles of the transfer function and 
corresponds to the number of reactive elements in the circuit. In general, 
the slope of the rolloff in the transition band is 20 dB/decade per pole. 
The phase response of the filter depends on the type of filter. The 
phase response is not linear for most filters - the time delay is not constant 
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for all frequencies. Components at different frequencies will be delayed by 
different amounts as they pass through the filter resulting in phase 
distortion. However, this is relevant only to complex waveforms with 
many components. 
There are four standard types of filters^, each with its characteristic 
transfer function. All four attempt to approximate the ideal LPF in some best 
sense. 
Butterworth - The Butterworth response has the form 
It has a maximally flat passband response since the first 2n-l derivatives are 
zero at f = 0. It has a more rounded cutoff than other filter types with the 
gain down to -3 dB at f . The slope of the rolloff is -20n dB/decade. c 
Butterworth filters tend to have more practical component values and less 
critical tolerances. 
Chebyshev - Chebyshev filters achieve a sharper cutoff than the 
Butterworth at the expense of ripples in the passband. The rolloff slope 
exceeds -20n dB/decade for the first few octaves but approaches that figure 
eventually. The initial slope can be increased if larger ripples in the 
pas sband can be tolerated. 
The Chebyshev transfer function approximates the ideal filter 
characteristic in the sense that the maximum error is minimized. 
Approximating functions by polynomials is an elementary problem in numerical 
analysis. The polynomial that approximates a function best by minimizing the 
maximum error will oscillate about the function in the interval of 
approximation with equal amplitude ripples (the points of maximum error), thus 
the ripples in the Chebyshev response. 
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Bessel - The Bessel has a maximally flat time delay and thus achieves the 
minimum distortion. The phase response is very close to linear out to the 
cutoff frequency. However, it has a very poor magnitude response with a 
gentle rolloff. 
Elliptic Function - The transfer function of an elliptic function LPF 
contains zeros as well as poles, in contrast to the other types. The zeros 
give infinite attenuation at discrete frequencies at the expense of return 
lobes in the stopband. The magnitude response has equal ripples in the 
passband and equal return lobes in the stopband. The elliptic funtion filter 
has the steepest rolloff of all but requires the most complex circuitry. 
The steep rolloff is achieved by following a basic LPF with a high Q 
notch filter. The notch is set just beyond the cutoff frequency. To be 
effective, the notch requires a very narrow stop band, so the magnitude 
response soon goes back up. Thus, the first notch is usually followed by more 
until the original filter has achieved the necessary attenuation. 
Filter Design - The design of filters is made easy by readily available 
handbooks. They contain component selection tables for many types of circuits 
and responses. The design process is little more than choosing the type of 
circuit and response and finding component values from the table. 
The response type for this system will be the Butterworth since it is 
simplest and has practical advantages. There is no reason to strive for a 
sharp cutoff since nearly two decades are available for the transition band. 
The maximum frequency to be generated, determined by the limitation of the 
aperture jitter, will be 1 kHz and the sampling rate of the DAC will be 50 
kHz. A simple 4-pole filter will achieve 135 dB attenuation at 50 kHz with 
the cutoff frequency set at 1 kHz. The effects of the sampling harmonics and 
of all the error sources with a fundamental frequency at 50 kHz will be 
negligible. 
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At the lower frequency ranges (below 1 MHz), active RC filters are used 
almost exclusively. Of the many possible circuit configurations, one of the 
simplest and best is the Sallen-Key VCVS (Voltage Controlled Voltage Source). 
It has a minimum number of components and is relatively insensitive to 
component variations. One amplifier and two reactive components produce a 
pair of complex poles for a second order section (Figure 30). The value of 
the capacitors and resistors determine the location of the poles and the 
response type of the filter. The frequency independent 100% feedback 
minimizes distortion. Higher order filters are made by cascading second order 
sections. , , 
Figure 30. Sallen-Key Second Order LPF Section 
Component Se lection - The critical consideration here is the selection of 
the amplifiers. Having achieved a SNR of 100 dB so far, it would not do to 
introduce a distortion of 1%, a feat easily accomplished. The principal cause 
of distortion will be a nonlinear transfer characteristic in the op amps. The 
function of feedback is to reduce the dependency of characteristics such as 
linearity on circuit parameters. The basic relation is that feedback will 
decrease the open-loop nonlinear distortion by a factor of 1 + AqP, depending 
o 
on the type of feedback. AQ is the open loop gain of the amplifier and 3 is 
the return difference or percentage of the output fed back. Thus, AqP is the 
loop gain, the difference between the open loop gain and the closed loop gain. 
To maintain the equivalent of 18 bits accuracy, the distortion must be kept 
below 0.0002 %. Open loop nonlinearity is usually less than 5 %, so the open 
loop gain must be above 25 000 or 88 dB in the frequency range of interest. 
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The op amps chosen must meet this specification. 
Other op amp parameters are less important. The full power bandwidth 
must be larger than the desired frequency range or equivalently, the slew rate 
must be high enough to handle the signals. In the frequency range of 
interest, this is no problem. Offset and drift problems are not a concern 
either as discussed earlier. The other characteristic of concern is the 
amount of random noise generated which will be discussed in the next section. 
Since the resistors and capacitors determine the poles of the transfer 
function, their values must be accurate or the response will not be that 
desired. For higher performance applications, 1% metal-film resistors and 
good quality 5% (or better) capacitors such as polystyrene or teflon are 
recommended.^ 
Components and Noise 
There are two basic types of noise in electronic systems, device noise 
and induced noise. Device noise is internally generated by the components and 
can be minimized by proper selection of the devices. Induced noise is noise 
that is picked up from the outside world - primarily by capacitive and 
inductive coupling or through direct connections such as power supply lines. 
Induced noise is minimized by proper grounding, decoupling, shielding, and 
guarding which is discussed in the last section of this paper. Device noise 
is considered here. 
Random Noise - Device noise is random noise generated in resistors and 
semiconductor junctions. The amplitude distribution is typically Gaussian 
(or normal) and is assumed to have a zero mean (dc offset removed). In that 
case, the average power (mean-square) is the variance, a2, and the rms value 
is the standard deviation, <x. Random noise is specified by its power 
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spectral density since, theoretically , it has infinite power (in its infinite 
bandwidth). The power spectral density is the derivative of noise power with 
respect to frequency, in Watts per Hertz. Since power is proportional to rms 
voltage or current, the rms noise is also specified with units of voltage or 
current per (Hz)1''2. The noise in a given bandwidth is determined by 
integrating the noise density with respect to frequency. However, useful 
simplifications exist that make determining noise relatively easy. 
Uncorrelated rms noise sources are combined by the root sum of squares - the 
total rms noise is the square root of the sum of the squares of the individual 
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rms noise sources. 
There are three important types of device noise: white noise, 1/f noise, 
and popcorn noise. White noise is essentially constant over the frequency 
spectrum, thus contains constant power per hertz or bandwidth, and dominates 
the high frequency range. Flicker noise or 1/f noise increases as frequency 
decreases, contains constant power in each decade of frequency, and thus 
dominates in the low frequency range. Popcorn noise, the third type, is less 
well understood, harder to specify, and thus usually ignored. It consists of 
random jumping between two or more levels. White noise includes thermal or 
Johnson noise generated in resistances and shot or Schottky noise generated in 
semiconductor junctions. 
Resistor Noise - The random noise generated in a resistor is modeled as a 
voltage source in series with the resistor. The rms value of the source is 
given by 
En = -\J 4kTRB (41) 
where k is Boltzmann's constant, T is the absolute temperature, R is the 
resistor value, and B is the bandwidth. At room temperature, simpler 
1 7 expressions may be used. ' 
En(nV rms) = 0.129-A/RXB M(Q - Hz) (42) 
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Since a 100 kfl resistor generates 41 nV in a 1 Hz bandwidth, another 
« expression is 
nv / KB E (fiV) = 41 ,— -W 7 n /Hz Y 10 (43) 
Amplifier Noise - Noise in commercial amplifiers is divided into current 
noise and voltage noise, both including white noise and 1/f noise. The noise 
is usually referred to the input. The model used is an ideal noiseless 
amplifier with a current noise source on each input and a voltage noise source 
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on either one of the inputs (Figure 31). For some devices, DACs and S/Hs for 
example, total noise at the output may be given. 
Figure 31. Amplifier Noise Model 
The current and voltage noise is best specified in a plot of noise 
density (Figure 32). The white noise density, Nq, and the corner frequency, 
fQ, can then be used to determine the noise in a given bandwidth, f2 - fj» by 
the following expression. 18 
Figure 32. Typical Amplifier Current or Noise Voltage Density 
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The 1/f region is primarily caused by current noise while the white noise 
region is dominated by resistor noise. Since current noise through resistors 
cause voltage noise, it is essential to keep resistances fairly small in low 
noise application. Also, the bandwidth should be kept to a minimum. 
Once the current and voltage noise in the bandwidth is found, the total 
noise is determined by normal circuit analysis. The voltage noise, like 
offsets, is multiplied by the closed loop gain of the amplifier (noise gain). 
The current noise flowing through impedances produces voltage noise just as 
bias currents produce offset voltages. External resistor noise sources add to 
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the output just as normal signal sources do. 
Noise Calculations - The noise specifications for the DAC and S/H are 
given in terms of total output noise in specific bandwidth. This is 
unfortunate since the given bandwidth is not useful in this application. Some 
approximations can be made however. The total noise is given over a wide 
bandwidth which is dominated by white noise. The region below 1 kHz, however, 
contains significant 1/f noise in any total. Therefore, the corner frequency 
must be assumed for the devices. 
The bandwidth used for the noise calculations is from 0.01 Hz to 1 kHz 
for the DAC, S/H, and the first section of the filter. For the last section, 
the bandwidth is 0.01 Hz to 1.1 kHz. The upper frequency here is the 
equivalent noise bandwidth of the second order low pass filter found by 
integrating the square of the transfer function. The noise contributions of 
the other components pass through the entire filter. The equivalent noise 
bandwidth of a four pole Butterworth low pass filter is 1.03fc> The error in 
ignoring the extra 30 Hz in the upper frequency range is negligible. The 
lower frequency corresponds to the practical limits of testing. Any noise 
component with a period over 100 seconds, given its small amplitude, will 
essentially be dc to the device during a single test. 
51 
The DAC has a specified noise of 30 fiV rms in a 100 kHz bandwidth. The 
bandwidth is assumed to be from 1 Hz to 100 kHz. Table 3 below gives the 
estimates for the noise with various assumptions for the noise corner. For a 
given noise corner, the white noise density is calculated using equation 44 
and the 100 kHz DAC bandwidth. Then the total noise for this system, 
calculated using the same equation, is determined with the 0.01 Hz to 1 kHz 
bandwidth. 
Table 3. Estimates of Total DAC Noise 
Assumed fQ Calculated NQ DAC Noise 
1 kHz 90 nV//¥z 10 (iV rms 
500 Hz 92 nV//Hz 7.5 |iV rms 
100 Hz 94 nV//Hz 4.4 >iV rms 
The placement of the noise corner makes a large difference in the final 
result. A survey of amplifiers in data books will show that the noise corner 
for voltage noise is typically between 10 Hz and 100 Hz while the corner for 
current noise is usually between 100 Hz and 1 kHz. Therefore, using the 
estimate of 500 Hz as f should be a pessimistic approximation. 
The S/H has a specified noise of 200 (iV rms in a dc to 10 MHz bandwidth. 
Using equation 44 again, the white noise density, N , was calculated. The 
estimate of the noise corner has no effect on this calculation since a 10 MHz 
bandwidth is completely dominated by white noise. Table 4 then shows the 
estimates for the S/H noise in the system's bandwidth using the same three 
noise corners as before. Again, the figure for the noise corner at 500 Hz 
will be used. 
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Table 4. Estimates of Total S/H Noise Nq = 63 nV/ Hz 
Assumed f S/H Noise 
1 kHz 7.0 fiV rms 
500 Hz 5.2 fiV rms 
100 Hz 2.9 nV rms 
The noise contributions of the filter come from the resistors in the 
circuit and the op amps (Figure 33). The two sets of component values 
illustrate impedance scaling in filters. The characteristics of the filter 
are not changed if all impedances in the circuit are scaled by a factor of Z -
multiplying resistor values by Z and dividing capacitor values by Z (or vice 
versa). This allows selection of components suitable for the application. 
(1) 26.6 kfl 95.2 kfi 8.87 kfl 286 kfi 0.001 fiF 0.01 fiF 
(2) 2.66 kfi 9.52 kfi 887 fi 28.6 kfi 0.01 jiF 0.1 fiF 
Figure 33. The Four-Pole Filter 
For purposes of noise calculations, each section is essentially a unity-
gain buffer. The noise model for a single section includes four noise sources 
(Figure 34): the current noise source on each input and the voltage noise 
source and resistor noise source on the noninverting input. The resistor is 
the sum of the two series resistors in Figure 33. 
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contribution 
Figure 34. Noise Model of the Filter Amplifiers 
Two op amps are considered, both manufactured by Precision Monolithics 
Incorporated (PMI). The OP-27, a low-noise precision op amp, and the OP-17, a 
precision JFET-input op amp. Table 5 gives the results of the noise 
calculations for the filter and the four cases, using equations 42 and 44. 
Table 5. Noise Contributions of the Filter 
Noise Source OP-27 (1) OP-27 (2) 0P-17 (1) 0P-17 (2) 
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The results emphasize two points: the dominance of current noise in the 
low frequency range and the importance of choosing the amplifier to be used to 
fit the application. The smaller resistor values in case 2 gave much lower 
noise total since the principal source of noise is reduced - current noise 
flowing through resistances. The OP-27 was designed as a low noise op amp, 
but in this case yielded more noise because of the dominance of current noise. 
The OP-27 achieves low voltage noise by increasing the current in the input 
stage. It loses its noise advantage when high source resistance values are 
used. The 0P-17, in contrast, achieves a lower noise total because the FET 
input stages make the current noise negligible.*^ 
The 0P-17s are attractive for two other reasons: high open loop gain and 
high PSRR (Figure 35). In contrast to the OP-27, the OP-17 will maintain the 
signal integrity out to 1 kHz even with an open-loop distortion of 5 %. This 
requires 88 dB of open-loop gain above the closed-loop gain (+1 in this case). 
The OP-27 would start introducing distortion around 300 Hz. Similarly, the 
PSRR of the 0P-17 will ease the requirements of the power supply filters 
considerably. A single-pole passive filter with a cutoff frequency of 1 kHz 
will counter the -20 dB/decade slope and keep the total rejection above 90 dB. 
In contrast, the cutoff frequency for the OP-27 would need to be around 200 
Hz. Because of these advantages, the 0P-17 will be used. 
Figure 35. The Open-Loop Gain and PSRR of the OP-17 and OP-2720 
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The Complete Analog Circuit 
With the selection of the filter components, the analog circuit is fully 
determined (Figure 36) and the final error analysis can he made. 
Performance Analysis - The contribution of all the error sources can be 
combined by converting all into power measurements and summing them to allow 
determining the SNR for the system. Reviewing the error sources: « 
• All dc errors (offsets, gain errors, etc.) are irrelevant to this 
application. 
DAC error sources 
10A2 lO A2 - Total Quantization Error: Power = = 12 1 2 22n 
- Temperature coefficients: Effects should be negligible if used in 
in a lab and if allowed to warm up properly. 
- Power supply noise: Will be effectively filtered. 
- Settling time: Not important since the deglitcher determines the 
final waveform. 
- Glitches: Avoided by the deglitcher. 
- Random noise: 7.5 (iV rms 
Deglitcher error sources 
- Acquisition characteristics: No effect since they are expected to 
be almost purely exponential due to the speed of the S/H and the 
the small step size. 
- Acquisition accuracy: Accurate to 18 bits since 120 dB at dc 
- Charge transfer pedestal: constant pulse at the sampling frequency 
and therefore removed by the filter. 
- Droop: constant and too small to contribute noticeable errors 
anyway (.8 jiV max assuming 1/2 sample period hold time). 
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- Dielectric Absorption: Probably no effect since directly related 
to signal in the same manner as the acquisition error. 
- Feedthrongh: No effect. S/H isolation specified as 74 dB at 
100 kHz. Assuming a typical switch isolation characteristic, it 
should slope up to over 110 dB at 1 kHz and below. Filter removes 
high frequency feedthrough. 
- Aperture Jitter: Additional quantization error of +.8 LSB at 
1 kHz and +.1 LSB at 100 Hz. Power is 1.6A2/12 and .2A2/12 
assuming uniform distribution again. 
- Power supply noise: Will be effectively filtered. 
- Random noise: 5.2 |iV rms 
Filter error contributions 
- Sampling harmonics and related error signals: Attenuated below 
135 dB. No effect. 
- Random noise: <1 |iV rms 
- Nonlinear distortion: Theoretically less than 0.00015 % at 1 kHz 
and better at lower frequencies due to high open loop gain. 
- Power supply noise: Removed by PSRR and line filters 
Determining the equivalent noise power of the noise sources and summing them 
gives a final SNR of 99.3 dB. The quantization error clearly dominates the 
others. It must be stressed that the design of this system is not complete 
without considering external noise sources and methods of dealing with them. 
However, for the moment, it appears that this system can indeed give the 
necessary accuracy to test the 15 bit ADC. Although the final 99 dB SNR is 
just above that for 16 bits, the ADC will have the same problem with linearity 
and 16 bits should suffice. 
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Figure 36. The Complete Analog Circuit 
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Digital Data Source and Control 
As discussed in the overview, there are three basic options for the data 
source and controller: a computer, RAM and discrete logic, or ROM and discrete 
logic. Here, ROM is used as a generic term for EEPROM, EPROM, PROM, or ROM. 
Discrete logic and ROM will be used because of the simplicity of the resulting 
implementation. Since the waveform generator is needed immediately, and since 
the present requirements are for sine waves only, the more versatile 
configurations impose unnecessary complications. The digital portion could be 
modified fairly easily in the future if it is desirable. As a result, the RAM 
and computer options will be discussed briefly and in general terms only. 
ROM and Discrete Logic 
The implementation of the digital portion of the waveform generator is 
very straightforward. The basic scheme is to use an adder to generate the 
address for the ROM which contains samples of one full cycle of the desired 
waveform (Figure 37). 
Figure 37. Block Diagram of The Waveform Generator 
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The adder continuously adds a fixed increment to the previous address, 
thus stepping through the samples in memory. When the end of memory is 
reached, the adder is simply allowed to overflow and the address wraps around 
to the proper sample in the beginning of the memory. The increment value 
provides the frequency control. Frequency control by this method is necessary 
to allow the sample rate to remain fixed and keep the sampling frequency in 
the stopband of the filter. Other methods of address generation, a simple 
counter for example, require a variable sample rate. 
Timing Control - The output of the adder is latched by the sample rate 
clock, thus clocking out a new sample every sample period. The sample out of 
the memory is also latched, as required to minimize data skew in the bits 
received by the DAC. The sample rate clock is inverted to provide this 
control signal. The inverted sample rate clock also provides the control to 
the deglitcher. A delay of 1/2 of the sample period is encountered in the 
progression from the address to the DAC to the deglitcher (Figure 38). The 
address is generated and presented to the ROM. One half period later the 
sample is latched into the data latches and the deglitcher goes into hold 
mode. One half period later, the deglitcher returns to sample mode and 
acquires the new sample. 
Figure 38. Timing Diagram for the Control Signals 
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The deglitcher must be in the hold mode before the DAC actually receives 
the new data, so the data latch is delayed by propagation delays. The 
deglitcher is in each mode for 1/2 of the sample period of 20 fis. The 
settling time of the DAC should be 7 |is maximum for the maximum step size. 
The remaining 3 (is allow some margin for error. Trying to get the deglitcher 
out of the hold mode sooner would only add unnecessary complexity to the 
timing. No benefit would be gained since the hold mode errors do not degrade 
the signal quality. The most important reason for having all the timing 
signals come from a single clock signal is noise control - the fewer digital 
signals in the system, the better. With the timing shown, all digital 
transitions occur while the deglitcher is switching between modes. These have 
already been considered in the error analysis. 
Frequency of the Generated Signal - The frequency range and resolution is 
determined by the number of samples contained in memory. The minimum 
frequency corresponds to an increment value of one - every sample in the 
memory is used for each cycle of the waveform. The maximum frequency will 
have the largest increment value, using the fewest samples per cycle. 
fs = 50 kHz fixed sampling frequency (Ts = 20 fis), clock for the system 
= signal frequency 
" S = memory size, (number of words in memory) 
' I = increment value 
' N = number of samples per wave 
The signal frequency is given by the sampling rate divided by the number of 
samples per cycle. 
The number of samples per wave is given by the memory size divided by the 
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increment value. 
S 
N = Y (46) 
From equations 45 and 46, the signal frequency can be expressed in terms of 
the increment and the memory size. V1 
The minimum frequency, occuring when I is one, is fg/S. From equation 47, the 
signal frequency can only be a multiple of the minimum frequency. This 
minimum frequency then is also the frequency resolution of the system. 
For a sample rate of 50 kHz, a minimum frequency and resolution of 1 Hz 
would require 50 k of words in memory. Assuming the use of Nx8 ROMS, this is 
150 kbytes - a little extravagant for a simple function generator. A more 
realistic figure is 8 k or 16 k words (24 kbytes and 48 kbytes). Using 16 k 
words gives a minimum frequency and a resolution of 3.125 Hz while using 8 k 
words gives a minimum frequency and resolution of 6.25 Hz. The current ADC to 
be tested must meet specifications for a frequency range from dc to 128 Hz. 
The ADC can reasonably be expected to be more accurate at low frequencies, so 
testing at around 3 Hz to 6 Hz and at dc (static testing) should characterize 
it sufficiently. If lower frequencies are absolutely required, the filter 
cutoff frequency and the sampling rate can be lowered. 
Memory Opt ions - The amount of memory depends somewhat on the memories 
used. The chip count should be kept to a reasonable figure. Currently, K-
State only has equipment to program 2716 or 2732 UV erasable EPROMS, both of 
which are readily available. Using 2716s (2k x 8) is not a reasonable 
solution. If 2732s (4k x 8) are used, 12 chips would be required for 16 k 
words and 6 chips for 8 k words. Abetter solution would be to use 2764s (8k 
x 8). Only 6 chips would be required to get 16 k words and the double memory 
capacity comes at only a 50% increase in cost. Using these, however, depends 
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on the expected acquisition of a new PROM programmer for the department. Due 
to the uncertainties, this system will use 2732s and 8 k words requiring 6 
memory chips. It can he upgraded in the future if desired. 
Generating the S amp les - The generation of the sine wave samples and the 
subsequent programming of the EPROMs is a problem that has not been dealt with 
yet. Obviously, the current hand entry system via the North Star is out of 
the question. A program will have to be written that generates the samples 
and allows them to be accessed for programming the EPROM. The trick will be 
to get the proper bits from each sample in the three separate EPROMs. It is 
also important to remember that the last sample and the first sample must be 
in sequence, i.e. the last sample should not repeat the first. 
Characterizing the DAC and using the information would improve the system 
significantly as stated earlier. This should be fairly easy to do on the HP 
test system. A good method for putting the data in simpler form would be to 
determine ranges of adjustment. Since the seven lowest bits have relatively 
small errors, there should be fairly large intervals in the transfer 
characteristic where the integral nonlinearity is fairly constant. Large 
jumps should occur only at the major transitions. For example, from 0.... 
0000 0000 to 0... 0111 1111, the integral nonlinearity should be below 1/2 
LSB. Thus in this range, no adjustment to a sample would be needed. In 
another range, the sample might require an adjustment factor of -1 LSB . In 
this manner, the measurements would not need to be stored, only the ranges and 
adjustment factors would be needed. 
RAM Implementation 
Using RAM instead of ROM is basically an extension to the system just 
described. An interface to a computer system for downloading the waveform is 
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all the hardware that would be added. The method of choice for downloading 
would be through a parallel interface. The HP9845 would be the logical choice 
for the computer to use since it would also be running the tests. Three-state 
latches would be necessary to al low getting the address and all 18 bits of 
data from the 16 bit interface before the data was written into the memory. 
The latch collecting the adder output would have to be a three-state latch so 
the computer could access the RAM. Static RAM would be the best choice since 
refresh circuitry would not be required. 
The principal advantage of using RAM would be the ability to generate any 
arbitrary waveform. This configuration would be just as flexible in that 
respect as using a computer to directly supply the data. Once the data was 
downloaded, however, the computer would be free to do other things, such as 
run the test and collect data from the ADC. Thus, only one computer would be 
required in the test system. 
Computer Control 
The computer control option provides the maximum versatility for the 
system. Besides allowing different waveforms to be generated like the RAM, 
the parameters of the wave could be changed at will. Another advantage is the 
minimization of the hardware, especially memory. The amount of memory 
required for the waveform generator is about as much as a typical personal 
computer has, so it makes sense to use the memory in a computer. In fact, the 
computer could generate the samples as needed (if it was fast enough) and not 
use memory at all. The principal disadvantage is the requirement for the 
second computer in the test system. Besides the inconvenience, a second noise 
generator next to the waveform generator could only hurt the performance of 
the system. 
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Layout and Construction Techniques for Low Noise Systems 
The previous discussion of noise and error sources in the system was 
concerned with only the noise generated by devices in the analog subsystem. 
The second major concern is noise that is introduced into the analog circuits 
from external sources. This noise can be divided into two types: direct 
coupled noise and interference noise. Direct coupled noise is noise that is 
injected through direct connections. It is dealt with by proper ground 
management, decoupling, and circuit construction. Interference noise is 
induced into the circuit by capacitive and inductive coupling. It is reduced 
by effective shielding, guarding, and circuit construction techniques. 
External noise is intimately connected with the physical layout and 
construction of the system. In fact, proper layout and construction is one of 
the best methods for dealing with the noise. 
This circuit has two intrinsic advantages in reference to external noise: 
1) the bandwidth is limited to 1 kHz so the filter will do much to reduce the 
interference noise, and 2) the digital circuits switch at one basic frequency 
so the transitions occur only during two basic states of the analog circuits. 
The digital portion of the circuit is considered an external source when 
dealing with the analog section. 
Ground Management and Decoupling 
The two principal sources of noise discussed here are the digital 
circuits and the power supply leads. The digital circuits have a direct 
connection into the analog system through the data lines to the DAC and the 
control line to the deglitcher. The digital and analog portions are also 
connected through the power supply and ground leads. Effective control of 
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these noise sources is primarily concerned with decoupling and filtering the 
incoming signals. In addition, care must be taken not to generate additional 
noise sources in the system by common impedance connections. This is avoided 
by good ground management and power distribution techniques. 
Before any of these methods are discussed, the cardinal rule of low noise 
systems should be noted - USE CMOS DIGITAL COMPONENTS. The large current 
spikes drawn from the power supply and returned to ground by TIL gates are a 
troublesome and absolutely unnecessary noise source. 
Decoupling - Decoupling is the bypassing of unwanted signals in the 
supply lines around a component. Normally, a capacitor is placed between the 
supply line and the desired return point. The capacitor supplies a low 
impedance path for high frequency signals and thus diverts them from the 
terminals of the component. The action can be improved by inserting a small 
resistor in series with the supply line. The resistor gives a lower cutoff 
frequency for the filter and dissipates some of the power rather than just 
sending it somewhere else. Resistors must be used with care, since variations 
in load current will modulate the supply voltage to the components. 
Decoupling and filtering not only keep unwanted noise from entering a 
circuit, they also keep noise generated in the component from leaving via the 
supply lines and bothering other components. This is especially important for 
digital circuits since they generate large current spikes when switching. 
For the digital circuits, the standard 0.1 |iF decoupling capacitor for 
every couple of chips will do nicely. 
The analog circuits are a different story. Good PSRR specifications are 
given only for the 0P-17s. The DAC specifies a poor power supply sensitivity 
and the S/H has a specified PSRR of 65 dB for some unkown frequency - probably 
dc. Thus, filtering of the supply lines to these two components will be 
necessary. This is accomplished by two RC filters on each supply lead - two 
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lO fi resistors with a 100 |iF Tantalum and a .1 fiF ceramic capacitor. The 
tantalum provides the low cutoff frequency while the ceramic capacitor is 
necessary for higher frequencies where the intrinsic inductance of the 
tantalum capacitor causes its impedance to increase. 
The two poles and eventual -40 dB decade slope should serve to keep the 
total PSRR of the DAC and deglitcher high enough for noise suppression. The 
first pole occurs at about 16 Hz, so the PSRR of the devices will be increased 
by 20 dB at the first major noise frequency on the supply lines - the 120 Hz 
ripple. At the high frequencies where the digital noise will occur, the two 
poles should be more than adequate. 
The 0P-17s have an adequate PSRR out to 1 kHz. A single pole filter with 
a cutoff frequency set in this neighborhood will counter the -20 dB/decade 
slope of the PSRR and keep it at around 100 dB. 
Ground Management - The placement of the filters in relation to the 
components is as important as their being present. The primary concern is the 
path taken by the noise currents on their return to the power supply. When 
these currents flow through lengths of ground conductor which have some 
nonzero impedance, noise voltages will be developed. If these lengths of 
conductor also form part of the return path for the signal, then the noise is 
effectively a source in series with the signal (Figure 39). 
Figure 39. Noise Generated by Common Impedances 
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This noise generated hy common impedances is a result of the true nature 
of " grounds " . For noise purposes, a ground is properly defined as a low 
impedance path for the return of currents to their source. The ideal 
definition as a common reference point only serves to obscure the problem.2^ 
For low frequency systems, proper ground management includes separate 
return paths for each circuit. The paths are connected at only one point -
the single point ground. Series connections of grounds should be avoided. 
In larger systems, the resulting wiring requirements may be unreasonable and a 
compromise is often made. Grounds from different groups or types of circuits 
are kept separate but locally a common ground path is used. For example, 
signal returns are kept separate from high current load returns. 
The same principles must also be applied to power distribution systems. 
Connecting the power to components in a daisy-chain makes the voltage at the 
end of the chain dependent on the current being drawn from the other 
components. The common impedance path again creates a noise source applied to 
the power terminals of the components and the IR drops may reduce the voltage 
below rated levels. 
A second major concern in ground management is creation of ground loops 
which contain potential differences. The potential difference again is 
essentially a noise source applied to the loop (Figure 40). This is much the 
same problem as common impedances and is avoided by the single point ground 
system. Ground loops also are susceptible to noise picked up in magnetic 
fields. 
Figure 40. Ground Loops as Noise Sources 
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Avoiding Interference Type Noise 
The two paths that allow interference noise to enter the circuit are 
inductive and capacitive coupling. Capacitive or electric coupling occurs 
through stray capacitances between conductors in the circuit. Every pair of 
conductors in proximity to each other forms a capacitor with some nonzero 
capacitance. Effective shielding can be employed to eliminate these stray 
capacitances. Inductive or magnetic coupling occurs whenever a loop exists in 
a magnetic field. Conductors carrying large currents will create significant 
magnetic fields within the circuit. Avoiding magnetic coupling is more 
difficult, primarily because shielding is much less effective for magnetic 
fields than for electric fields.2^ However, the principal method in dealing 
with both types of interference noise is proper physical layout and 
orientation of the conductors in the circuit. 
Capacitive Coupling - The major source of capacitively coupled noise is 
digital circuits. Stray capacitances are usually very small and have large 
impedances at low frequencies. However, at the frequency of the fast edges of 
a digital signal, the impedance is much lower and significant feedthrough 
occurs, especially when the other conductor is a large impedance (Figure 41). 
Figure 41. Capacitive Coupling 
The principal method of dealing with this problem is to avoid placing 
digital paths close to critical signal paths. Special care must be taken to 
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avoid long stretches of parallel conductors and to avoid digital signals in 
the vicinity of high impedance nodes. 
Shielding is a very effective method for eliminating capacitive coupling. 
Interposing a shield with zero impedance between the two conductors eliminates 
the problem. In this waveform generator, the signal conductors are confined 
to a small area around the four analog ICs. The physical seperation of the 
conductors will be adequate for dealing with capacitive coupling and shielding 
will not be necessary - except possibly the final output. The only critical 
point is the hold capacitor of the deglitcher. Any high frequency noise 
injected on the output of the DAC either will be lost in the DAC's own 
transient as it switches, or will be long gone by the time the deglitcher 
acquires the output. The filter will remove any noise injected in its signal. 
Magnetic Coupling - The situation that must be avoided here is loops with 
large areas in the vicinity of magnetic fields. The induced current in a loop 
is given by 
V = 2nfABcosp (48) 
where f is the frequency of the flux density, A is the area of the loop, B is 
the field strength, and p is the angle between the field and the loop. The 
magnetic field strength can be reduced by increasing the distance between the 
loop and the source, but there is a limit to the reduction. The area of the 
loop should be kept small. This is done using twisted pair wiring and keeping 
conductors close together when the two form a loop. Also, long runs should be 
avoided. Susceptible signal paths should be run perpendicular to the field 
rather than parallel to minimize the coupling. 
Shielding from magnetic fields is much less effective than shielding from 
electric fields because of limitations in materials available. The primary 
method for reduction of magnetic coupling in this system is again proper 
attention to physical layout. 
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APPENDIX A 
Circuit Diagram and Layout Details 
Notes on the circuit diagram (Figure Al): 
CMOS EPROMs - The chips are selected always (CE = 0) because the 
transition between read mode (CE = 0) and standby mode (CE = 1) creates large 
current spikes on the supply lines. The OE signals are used to select the 
chips. The time from OE high to output float is 130 ns while the time from OE 
low to output is 150 ns. Thus the output of one will go high-Z before the 
output of the other goes active. 
Latches - CMOS provides symmetrical rise and fall times and HCMOS 
provides high speed to minimize data skew to the DAC. 
Inverters - HCMOS is used to minimize any jitter in the latch controls. 
Delay for DAC latches relative to the deglitcher control: 2 x inverter 
delay of 8 ns + latch delay of 16 ns + internal delay of DAC switches 
approximately 30 ns (assuming normal CMOS delay time) gives a total of 60 ns. 
The deglitcher delay is 30 ns so it will reach hold mode before the DAC output 
starts to change. 
13 address bits are required for 8 kwords. This requires 4 MSI 4-bit 
adders. Bottom 13 bits are used - 12 for the ROM address and the 13th for the 
chip selects. 
The ROMS are divided into two banks that are alternately selected - one 
for the first half of the signal (quadrants I and II) and one for the second 
half of the signal (quadrants III and IV). 
Although not required, the top three bits of the adder output are 
connected to the latch inputs. The latch inputs must be connected somewhere 
so it might as well be the adder output to allow for future expansion. The 
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main reason the top three bits were not returned to the adder inputs was to 
avoid confusion in the circuit diagram. 
18 bit words are required so 3 8-bit wide ROMS in parallel are used. The 
top 18 bits are sent to the DAC. 
The DIP switch for manually setting the increment value is suitable 
initially but may be replaced with a latch for automated testing. The 
frequency selected is I x 6.25 Hz, where I is the increment value. 
A 50 kHz crystal is required. Using a higher frequency crystal and 
dividing it down is not a good idea due to noise considerations. 
A2 
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Number 
used 
Designation 
Parts List 
Part number and description 
4 U1-U4 74C83 4-bit binary adders 
2 U5.U6 74C374 octal D-FFs 
6 U7-D12 27C32 CMOS EPROMS 
3 U13-U15 74HC174 Hex D-FFs 
1 U16 Analog Devices DAC 1146 18-bit DAC 
1 U17 Datel Intersil SHM-20 Sample-Hold 
2 U18,U19 PMI OP-17 precision JFET i/p op amp 
2 CI 0.01 (iF polystyrene capacitor 
2 C2 0.1 fiF polystyrene capacitor 
1 R1 2.66 kfi metal film resistors 
1 R2 9.52 kfi as close as possible to value 
1 R3 887 fl specified using series 
1 R4 28.6 kfi combinations of available values 
10 R5 10 fi metal film resistor 
4 C3 100 nF Tantalum capacitor 
12 C4 0.1 ceramic capacitor 
A4 
Figure A2. Layout diagram 
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Abstract 
This paper describes the generation of high-purity waveforms by direct 
digital synthesis. The principle motivation for such a project comes from the 
requirements for dynamic testing of high-resolution analog-to-digital 
converters. Methods involving analyzing the frequency spectrum of the ADC's 
sampled data require a low-distortion test waveform so that the 
characteristics of the ADC are not obscured. 
The design of a sine wave generator with equivalent accuracy to 16 bits 
is described. The underlying theory of sampling and waveform reconstruction 
is discussed and extended to include the various error sources encountered in 
real components. In particular, it is shown that nonlinearity errors must be 
included in the quantization error for accurate prediction of the expected 
signal-to-noise ratio of a digital waveform generator. The use of deglitchers 
and their related error sources are examined. It is shown that many of the 
errors normally of concern in sample-holds do not affect the signal integrity 
under certain conditions. It is also shown that an exponential rise is 
desirable for the staircase waveform whi1e the normal high-speed settling 
characteristic of an amplifier is detrimental. Finally, some topics related 
to noise control in the system are discussed. 
